Tentative Schedule

-->
DateLecture Lab
Week 1
1/15Course Introduction(PPT) (PDF)
1/17Design Methodologies and FPGAs(PPT) (PDF)
Week 2
1/22Introduction to VHDL (OpenOffice)(PDF)
1/24Comparison of VHDL & Verilog (PPT)(PDF) MP1 Checkpoint 1 Due
Week 3
1/29Linux for Hardware Developers (PPT)(PDF)
1/31Making Hardware talk to Software (PPT)(PDF) MP1 Checkpoint 2 Due
Week 4
2/5Hardware/Software Systems on the XUP Board(PPT)(PDF)
2/7The PLB & OPB Busses (PPT)(PDF) MP1 Checkpoints 3 & 4 Due
Week 5
2/12 The OPB Bus and IPIF Interface Generators (PPT)(PDF)
2/14 Device Drivers (PPT)(PDF) MP1 report Due
Week 6
2/19 Quiz 1
2/21 ADV7183B Video Decoder (PPT)(PDF)
Week 7
2/25  MP2.1 Due
2/26VGA Video(PPT)(PDF)
2/28Other Devices on the XUP Board(PPT) (PDF)
Week 8
3/4 Final Project Kickoff(PPT)(PDF) MP2.2 Due
3/6Designing with Abstractions (PPT)(PDF)
Week 9
3/11 Design Verification (PPT)(PDF)  
    MP2.3 Due
3/13 Reconfigurable Computing (PPT)(PDF) 
   MP2 Report Due
Week 10
3/18 Spring Break
3/20 Spring Break
Week 11
3/24 MP2 Report Due
3/25 Platform Based Design and IP (PPT)(PDF)
3/27 Project case study and final project questions  (PPT)(PDF)
3/28 MP3 CP1 Due
Week 12
4/1 Quiz 2
4/3 Prof. Chen Office Hour  
4/4    
Week 13
4/7   MP3 CP2 Due
4/8 (Final Project Proposals - Student Presentations *)
4/10 (Final Project Proposals - Student Presentations *)  
4/11    
Week 14
4/14   MP3 CP3 Due
4/15 Final Project Work Period ** MP3 Report Due
4/17 Final Project Work Period **
Week 15
4/22 Final Project Work Period **
4/24 Final Project Work Period **
Week 16
4/29 Final Project Work Period **
5/6Final Project Presentation (Time 4-7pm)

* Final project proposals: each team presents a proposal for its final project, which includes introduction, background, motivation, impact, expected results, and workload partition among team members. There will be an initial report related to this proposal.

** Final project work period: all the necessary materials needed for the final projects should have been fully or partially covered before this period starts. There is no formal class during this period. The instructor will hold extended office hours during the meeting times of the class.

The due dates for the checkpoints of the machine problems (MPs) will be posted on line and are also specified in the MP handouts.

Grading policy:

Quizzes: 20% (10% each)

Class Participation (5%)

Labs: 75%

MP1: 10%

MP2: 15%

MP3: 15%

MP4: 35%

Proposal/Initial Report: 20%

Final Project Presentation: 20%

Impact (usefulness, novelty, complexity): 30%

Demo/Final Report: 30%

MP1-MP3 Grading

Demo: 25%

Functionality: 40%

Report: 35%